

*A1
cancel*

44. The method of claim 41, wherein:
the step of applying a first voltage includes applying the first voltage to a control gate terminal of the memory cell; and
the step of applying a second voltage includes applying the second voltage to the control gate terminal of the memory cell.--

REMARKS

The new claims have been copied from patent no. 5,652,720 - Aulas et al. (1997), a copy of which is being filed herewith. New claims 35-44 correspond, respectively, to claims 37, 38, 40-43, 20, 23, 26 and 27 of the Aulas et al. patent. All are exact copies except for dependent claims 38 and 39 which are modified versions of the patent claims 41 and 42.

A prompt examination and allowance of this application are solicited.

Dated: July 16, 1998

Respectfully submitted,

Gerald P. Parsons

Gerald P. Parsons, Reg. No. 24,486
MAJESTIC, PARSONS, SIEBERT & HSUE P.C.
Four Embarcadero Center, Suite 1100
San Francisco, California 94111-4106
Telephone: (415) 248-5500
Facsimile: (415) 362-5418

Atty. Docket: HARI.026US3